Reducing IR and EM issues with automated via insertion
April 14, 2021
This paper introduces an automated via insertion flow that works with all foundries and for all processes.
IR drop and EM issues are significant performance and reliability detractors at advanced nodes. Adding vias is the most effective means of correction, but traditional custom scripts are difficult and time-consuming, and do not guarantee correct-by-construction vias. The Calibe YieldEnhancer PowerVia utility uses manufacturing requirements to perform automated insertion of DRC/LVS-clean vias. Results show significant improvements in EM/IR results, including substantial reductions in current density violations.
Need ultra-low power and high security in one chip? The STM32U3 series delivers 7x better battery life and built-in cryptography—perfect for industrial, medical, and consumer ...
Looking to boost efficiency and cut system size? STPOWER SiC MOSFETs deliver ultra-low losses, high-temperature operation, and outstanding reliability—ideal for EVs, renewable...
In this video learn about all things USB, including the physical USB connector standards, the ever-changing communication and power delivery standards, and more.
