Ns Adjacent To Ddr5 Black Pcb 8 12 2021 001 6126803d7fb9f

Connector-System Density and Signal Integrity Hold Keys to PCIe 5 Success

Oct. 5, 2021
Optimization of PCIe connector systems and cable jumper assemblies for height, PCB density, robustness, and signal integrity enables implementation of PCIe 5, 32-Gbps NRZ data rates.

As server/storage system architects design high-speed channels that carry signals from one side of a system to the other, they face obstacles that become increasingly challenging to overcome at higher frequencies. They also must also evaluate density requirements to minimize PCB real estate while facilitating thermal management. Version 5 of the Peripheral Component Interconnect Express (PCIe 5) bus standard paves the way for next-generation solutions that maximize system performance with respect to signal integrity and density.

Download this white paper to learn more about PCIe 5—and how state-of-the-art connector and cable assemblies enable this technology.

Sponsored by
Avnet and Molex

Sponsored

This presentation will provide an overview on proper fan selection, including system profiling, determining a system’s cooling requirements, and an outline of fan types and features...
Discover how 48V systems are being leveraged to reduce overall wiring and accommodate additional power in vehicles.
This video delves into the basics of ultrasonic sensors, including how they work, understanding beam angles, a comparison of strengths and limitations, and more.
How eFuses are helping drive the zone architecture revolution for software-defined vehicles