Ns Adjacent To Ddr5 Black Pcb 8 12 2021 001 6126803d7fb9f

Connector-System Density and Signal Integrity Hold Keys to PCIe 5 Success

Oct. 5, 2021
Optimization of PCIe connector systems and cable jumper assemblies for height, PCB density, robustness, and signal integrity enables implementation of PCIe 5, 32-Gbps NRZ data rates.

As server/storage system architects design high-speed channels that carry signals from one side of a system to the other, they face obstacles that become increasingly challenging to overcome at higher frequencies. They also must also evaluate density requirements to minimize PCB real estate while facilitating thermal management. Version 5 of the Peripheral Component Interconnect Express (PCIe 5) bus standard paves the way for next-generation solutions that maximize system performance with respect to signal integrity and density.

Download this white paper to learn more about PCIe 5—and how state-of-the-art connector and cable assemblies enable this technology.

Sponsored by
Avnet and Molex

Sponsored

Need ultra-low power and high security in one chip? The STM32U3 series delivers 7x better battery life and built-in cryptography—perfect for industrial, medical, and consumer ...
Looking to boost efficiency and cut system size? STPOWER SiC MOSFETs deliver ultra-low losses, high-temperature operation, and outstanding reliability—ideal for EVs, renewable...
In this video learn about all things USB, including the physical USB connector standards, the ever-changing communication and power delivery standards, and more.
A brief comparison of AMRs and AGVs and practical considerations for AMR integration into a facility.