• Complex Ate Flow F8 D3 Ff51 5cc7617bbc722

    Whitepaper: Accelerating Test Pattern Bring-Up for Rapid First Silicon Debug

    Feb. 18, 2019
    This standard silicon bring-up flow is becoming too slow and expensive, especially for very large designs with complex DFT structures. This whitepaper from Mentor Graphics explains how to speed up the silicon bring-up process.
    Ee 0219 Mentor Wp 200px
    Reducing the time spent on silicon bring-up is critical in getting ICs into the hands of customers and staying competitive. Typically, the silicon bring-up process involves converting the test patterns to a tester-specific format and generating a test program that is executed by Automatic Test Equipment (ATE). This standard silicon bring-up flow is becoming too slow and expensive, especially for very large designs with complex DFT structures.

    Download the whitepaper here

    Continue Reading

    Sponsored

    In this podcast episode, we interview Joe Pawelczyk, VP of operations at DPI UAV Systems (USA), a leading provider of small rotary wing unmanned aerial vehicles (UAV).
    The article outlines three key applications and introduces Texas Instruments' UCC33420-Q1 power module for efficient isolated DC/DC power supply design.
    In this episode Ed Lovelace, Chief Technology Officer of Ampaire (USA) joins Robert Gendron, VP of Product Development at Vicor, for an enlightening conversation on electric planes...
    The features of a modern buck converter are simply tools to get a job done and much like the utility belt of a certain Gotham City resident, the configuration and layout of ...