Ed Featured Image 62b220f9acb27

Tackling low power challenges in place-and-route for better overall PPA

June 22, 2022
As process technologies introduce greater challenges to power and as more applications strive for better power management, having tools and new methodologies to better manage this metric has become ever more essential. Learn more in this new ebook.

By starting with the power metric as the top goal during optimization, the place-and-route flow can achieve the best possible power for that node, library, design specs, and optimize from that point to reach the timing target.

When design engineers use Aprisa's PowerFirst, they aren't using a feature but a methodology to optimize the design to reduce internal, switching, and leakage power of the most power-sensitive designs while minimizing tradeoffs. Learn more in the ebook.

This content is sponsored by:

Sponsored

Edge AI is booming, and STMicroelectronics is leading the way with the STM32N6 series—powerful, energy-efficient MCUs with built-in NPUs, AI-ready software tools, and robust security...
We take a look at a Discovery kit with an STM32N657X0 MCU from STMicroelectronics. It highlights the performance, efficiency, and versatility of the MCU in edge AI applications...
This video explores TE Connectivity’s HIVONEX High-Power Charging Inlets for fast and secure quick charging of up to 500 A at 1,000 VDC. Designed for industrial and commercial...
Learn how DigiKey’s powerful API tools can automate your procurement process and safeguard against supply chain disruptions. Don’t sleep on this game-changing webinar—register...