Whitep 1 62ffb2a196257

Place-and-route tool for low power SoCs

Aug. 19, 2022
A digital place-and-route methodology for lowest-power-optimized power, performance, and area (PPA)

The place-and-route software used in the digital implementation flow must be able to buffer on multiple power domains without errors and perform placement of all power management cells such as level shifters, isolation cells, power switch cells, and retention flip-flops. Power-sensitive designs also require routing secondary power/ground pins and routing to the power grid inside the voltage islands.

This white paper examines the Siemens Aprisa Digital Implementation Solution software low-power capabilities, including:

  • PowerFirst implementation technology that reduces total power consumption
  • Support of multi-power domain methodology
This content is sponsored by:

Sponsored

Stricter guidelines imposed by version 3 of the IEC standard for harmonic current emissions push designers to embrace power-factor-correction methodologies.
The flyback topology is a versatile, widely used, switched-mode power-supply design with some interesting characteristics that brings performance and BOM advantages to many applications...
High output current, also referred to as Iout, might be an important spec for your low-dropout (LDO) linear regulator.
Designing power supplies that work from wall outlets has multiple challenges. This FAQ should answer many of your questions.