Speed Up Early Design Rule Exploration 63653ec0a5793

Speed up early design rule exploration & physical verification

Nov. 4, 2022
Speed up early design rule exploration and physical verification by learning benefits of running selective DRC to provide efficient, productive early-stage IC design verification

Running sign-off DRC during early design iterations not only results in long runtimes, but also huge numbers of errors, many of which are irrelevant. Today, efficient early stage IC design verification functionality allows designers to run a selective DRC subset that ensures sufficient coverage to detect valid and critical early design issues. Designers can “gray box” unfinished blocks, checking only their interface region to capture interface violations. Post-processing and waiving of output results facilitates faster debugging and optimized fixing. 

This content is sponsored by:

Sponsored

Integrated Power Supply Buck Converters

Integrated power supply ICs to implement compact and efficient buck converters for factory automation, 5G and IoT.

A Designer's Guide to Lithium (Li-ion) Battery Charging

This designer's guide helps you discover how you can safely and rapidly charge lithium (LI-ion) batteries to 20%-70% capacity in about 20-30 minutes.

Get Started with USB-C Power Delivery

Integrating USB Type-C connectors into designs requires developers pay careful attention to proper connector options and recommended layout guidelines.

Your Guide to Measuring Mixers with VNAs

Mixers are an essential component in many electronic circuits. Learn more about how to measure mixers with a VNA.