How Google and Intel use Calibre DesignEnhancer to Reduce IR Drop and Improve Reliability
Sept. 15, 2025
Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.
In the fast-paced world of semiconductor design, achieving both Design Rule Check (DRC) clean layouts and optimal electrical performance is crucial for minimizing design iterations, reducing time-to-market and ensuring product reliability. This paper explores how the Calibre DesignEnhancer (DE) analysis-based, signoff-quality EMIR solution helps design teams meet these challenges by enhancing power integrity and reducing IR drop. Calibre DE improves design reliability and manufacturability across multiple foundry technologies, reduces support costs and increases usability for foundries, CAD teams, and designers.
This paper demonstrates that by leveraging the power of Calibre DE, companies like Intel and Google can streamline their design processes, enhance power integrity, and ultimately achieve superior IC designs, faster and with greater reliability.
The advent of USB Type-C marked a turning point in connectivity. This compact, reversible connector has transformed the way we exchange data and power our devices, offering accelerated...
The Same Sky interconnect group carries a comprehensive line of connectors to reduce the burden on the design engineer. Their wide selection of mechanical configurations and simple...
Explore ADAM, an advanced AMR demo by Analog Devices, featuring precision depth sensing, AI mapping, 4-wheel motor control, ROS support, and smart battery & comms. Boost safety...
