ISSCC>2002: Analog, Online

Feb. 4, 2002
Other session 13 highlights include a presentation by Maxim Integrated Products, which introduces a fifth-order multibit delta-sigma (Δ-Σ) analog-to-digital converter (ADC) with 14-bit resolution and a 4-MHz conversion bandwidth (Paper 13.4).

Other session 13 highlights include a presentation by Maxim Integrated Products, which introduces a fifth-order multibit delta-sigma (Δ-Σ) analog-to-digital converter (ADC) with 14-bit resolution and a 4-MHz conversion bandwidth (Paper 13.4). For higher integration and reduced costs, it's implemented in 0.18-µm CMOS. It uses a data-weighted averaging (DWA) algorithm in the feedback loop to improve the spurious-free dynamic range (SFDR) by about 20 dB. The ADC achieves an SFDR of 103 dB at a low oversampling ratio of 8 (see the figure).

To minimize component sensitivity, modulators in this design are based on low-Q biquad circuits. Because this topology also exhibits low sensitivity to finite op-amp dc gain, it facilitates operation at a supply voltage of as low as 1.8 V, where it consumes about 149 mW, with the analog portion accounting for 102 mW. This work was conducted in collaboration with the Department of Electrical & Computer Engineering of Oregon State University, Corvallis.

The drive to push ADCs closer to the RF front end of a highly digitized Universal Mobile Telecommunication System (UMTS) receiver has prompted developers at Philips Research Laboratories to craft a fourth-order continuous-time Δ-Σ modulator with a 1.5-bit quantizer and a feedback digital-to-analog converter (Paper 13.5).

This design has a 70-dB dynamic range with a bandwidth of 2 MHz . It employs a three-level quantizer to reduce quantization noise and sensitivity to clock jitter, while obtaining good linearity without using dynamic element-matching techniques. The sampling rate is 153.6 MHz for an oversampling ratio of 40. This chip, which has two modulators, a PLL, an oscillator, and a bandgap reference, dissipates 11.5 mW at 1.8 V. It's implemented in 0.18-µm CMOS.

In another accomplishment, researchers at Infineon Technologies, in cooperation with the Technical University of Munich, Germany, successfully lowered the supply voltage for a voiceband Δ-Σ ADC to 0.7 V (Paper 18.3). A second-order switched-op amp Δ-Σ modulator with MOSFET capacitors for linearization is used. The MOSFET capacitors enable the ADC to maintain compatibility with a fully digital mainstream CMOS process. Because it employs different common-mode voltages for the op amp's inputs and outputs, this design doesn't require low-Vt devices or bootstrapping.

Sponsored Recommendations

TTI Transportation Resource Center

April 8, 2024
From sensors to vehicle electrification, from design to production, on-board and off-board a TTI Transportation Specialist will help you keep moving into the future. TTI has been...

Cornell Dubilier: Push EV Charging to Higher Productivity and Lower Recharge Times

April 8, 2024
Optimized for high efficiency power inverter/converter level 3 EV charging systems, CDE capacitors offer high capacitance values, low inductance (< 5 nH), high ripple current ...

TTI Hybrid & Electric Vehicles Line Card

April 8, 2024
Components for Infrastructure, Connectivity and On-board Systems TTI stocks the premier electrical components that hybrid and electric vehicle manufacturers and suppliers need...

Bourns: Automotive-Grade Components for the Rough Road Ahead

April 8, 2024
The electronics needed for transportation today is getting increasingly more demanding and sophisticated, requiring not only high quality components but those that interface well...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!