Reduce Verification Complexity in Low/Multi-Power Designs

    Sept. 12, 2013
    Verification requirements are growing in all market segments. Ensuring these requirements are met requires design verification that goes beyond traditional design rule checking (DRC), layout vs. schematic (LVS) comparison, and electrical rule checking (ERC).

    Verification requirements are growing in all market segments. Ensuring these requirements are met requires design verification that goes beyond traditional design rule checking (DRC), layout vs. schematic (LVS) comparison, and electrical rule checking (ERC). Small and large process nodes alike are affected by these requirements, while both system-on-chip (SoC) and full custom designs also need comprehensive reliability coverage. Learn how Calibre PERC can help you:

    • Understand the interactions between different power domains
    • Ensure signals and voltage domains are protected for all operating conditions
    • Get easy-to-use, unambiguous debug results without exhaustive test vectors

    Continue Reading

    Sponsored Recommendations

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!