Digital PLL Suits FPGAs

Telecom applications often need a digital signal that is locked to an incoming signal and some multiple of its frequency. This circuit generates such a signal using a pulse-steal phase-locked loop (PLL).

About the Author

Sign up for our eNewsletters
Get the latest news and updates

Comment About the Article

To join the conversation, and become an exclusive member of Electronic Design, create an account today!