Digital PLL Suits FPGAs

Telecom applications often need a digital signal that is locked to an incoming signal and some multiple of its frequency. This circuit generates such a signal using a pulse-steal phase-locked loop (PLL).