2-Mb Synchronous SRAMs Are For Cache Or Buffer Uses

Jan. 1, 1999
For applications such as cache or buffer memory, the µPD432836L pipeline burst synchronous SRAM has a 64 Kword x 36-bit configuration and operates by synchronizing the clock input. With a top operating frequency of 250 MHz and 3.9-ns clock access

For applications such as cache or buffer memory, the µPD432836L pipeline burst synchronous SRAM has a 64 Kword x 36-bit configuration and operates by synchronizing the clock input. With a top operating frequency of 250 MHz and 3.9-ns clock access time, the devices are also available in 225-MHz (4.34 ns), 200-MHz (4.9 ns), 183-MHz (5.3 ns), 175-MHz (5.3 ns) and 167-MHz (5.3 ns) versions. The devices support interleaved and linear burst operation; modes are switched by a burst MODE select input pin. Package is a 100-pin TQFP.

Company: NEC ELECTRONICS INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!