Cell And I/O Libraries Optimized For 0.15µ Process

Dec. 1, 2000
Designed to significantly reduce design cycle parameters, a complete family of standard cell and I/O libraries have been optimized for Taiwan Semiconductor Manufacturing Company's low-voltage (CL015LV) and general (CL015G) 0.15-micron process

Designed to significantly reduce design cycle parameters, a complete family of standard cell and I/O libraries have been optimized for Taiwan Semiconductor Manufacturing Company's low-voltage (CL015LV) and general (CL015G) 0.15-micron process technologies. The TSMC-optimized, 0.15-micron standard cell library is designed for implementation in high-speed, low-voltage applications and contains more than 1,000 specific elements covering functions, which include flip-flops, latches and complex cells. In addition, standard cell elements are available across multiple drive strengths. The I/O libraries for the TSMC 0.15-µ process are pad—and core limited and support a variety of drive strengths and I/O control functions.

Company: NURLOGIC DESIGN INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!