Latest from Embedded

William Wong/Endeavor Business Media
promo__vita_93_qmc__william_wong
ID 316508515 © Alena Butusava - Dreamstime.com
Brainchip Platform Uses Spiking Neural Networks for Low Power Operations
Dreamstime_Eugenesergeev_215838205
dreamstime_eugenesergeev_215838205
76795646 © Cybrain | Dreamstime.com
promo_cybrain_dreamstime_xxl_76795646
ID 23149447 © Joe Sohm - ID 160236318 © Tea - Dreamstime.com
id_23149447__joe_sohm__id_160236318__tea__dreamsti
Dreamstime_Wavebreakmedia-Ltd_57340648
Server Dreamstime Wavebreakmedia Ltd 57340648 6306660b8c94d

What’s the Difference Between CXL 1.1 and CXL 2.0? (Download)

Aug. 24, 2022

Read this article online.

Compute Express Link (CXL) is a cache-coherent interconnect, designed to be an industry-open standard interface between platform functions such as processors, accelerators, and memory. 

CXL 1.1 is the first productized version of CXL. It brings forward a world of possibilities and opportunities to improve upon the many strong features that exist in the PCI Express (PCIe) arsenal. The specification introduces the concept of memory expansion, coherent co-processing via accelerator cache, and device-host memory sharing.

The rich set of CXL semantics goes much beyond the familiar cxl.io (PCIe with enhancements) to also offer cxl.cache, and cxl.mem. These semantics are groups into Device Types: 1 (cxl.io/cxl.cache), 2 (cxl.io/cxl.cache/cxl.mem) and 3 (cxl.io/cxl.mem).