Media Processors Accelerate 3D

May 1, 2004
Providing both MPEG-4 and JPEG hardware encoding and decoding, the MB86V00 and MB86V01 mobile media processors include 2- and 3-dimensional graphics accelerators and a 24-bpp display controller. When their internal clocks operate at 13.5 MHz and the

Providing both MPEG-4 and JPEG hardware encoding and decoding, the MB86V00 and MB86V01 mobile media processors include 2- and 3-dimensional graphics accelerators and a 24-bpp display controller. When their internal clocks operate at 13.5 MHz and the MPEG-4 codec is functioning at 15 fps, the devices consume just 13 mW. Both devices accommodate two camera modules with resolutions up to 2 Mpixels via a YUV interface that can be activated at alternating intervals. Additionally, they can interface with two LCDs, allowing users to display multiple images simultaneously on two separate screens. Other shared features include the ability to display three windows and to mix multiple visual images using alpha blending plus hardware support for image scaling and rotation. Otherwise similar to the MB86V01, the MB86V00 includes 64 Mb of SDRAM. Available in 289-pin FBGA packages, samples are available now at $45 each with production scheduled for September. For more details, call Emi Igarashi at Fujitsu MICROELECTRONICS AMERICA INC., Sunnyvale, CA. (408) 737-5647.

Company: MICROELECTRONICS AMERICA INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!