ATM, SONET/SDH PHY Integrate Clock Units

June 1, 1999
With 8-bit serial-to-parallel and parallel-to-serial data conversion, the VSC8113 and VSC8114 PHY transceivers integrate clock multiplication units (CMUs) for high-speed clock generation and clock and data recovery units (CRUs), and provide SONET/SDH

With 8-bit serial-to-parallel and parallel-to-serial data conversion, the VSC8113 and VSC8114 PHY transceivers integrate clock multiplication units (CMUs) for high-speed clock generation and clock and data recovery units (CRUs), and provide SONET/SDH switches, routers, hubs, and test equipment applications with functions that are fully compatible with user network interface (UNI) ICs and optoelectronics modules. The VSC8113 provides 155-Mbps or 622-Mbps operation supporting SONET/SDH compliant physical layers, and the VSC8114 fulfills the requirements of 622-Mbps PHY designs with the addition of parity checking on the low-speed UNI; with a smaller set of functions, this IC operates at lower power than other 622-Mbps transceivers.

Company: VITESSE SEMICONDUCTOR CORP.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!