ADC Includes Sample-Hold Functionality

May 18, 2006
C&D Technologies has introduced a miniature, high-speed, stand-alone, sample-hold amplifier designed to provide highly accurate capture and hold of fast signals and pulses in a wide range of analog signal processing applications.

C&D Technologies has introduced a miniature, high-speed, stand-alone, sample-hold amplifier designed to provide highly accurate capture-and-hold of fast signals and pulses in a wide range of analog signal processing applications. The SHM-50 provides sample-hold functionality integrated within an analog-to-digital Converter.

With a small-signal bandwidth of 70 MHz, it is available in a through-hole or surface-mount 8-pin mini-DIP package. The device is a complete sample-hold circuit containing a precision MOS hold capacitor and a MOSFET switching configuration, resulting in faster switching and excellent feed-through attenuation of –78 dB. A TTL interface is also included within the specification.

A FET input amplifier design allows an acquisition time of 40 ns for a 2-V step to ±0.01% accuracy, and 50 ns to ±0.005% - equivalent to 14-bit accuracy. Sample-to-hold settling times of typically 30 ns to ±0.01% are also achieved while maintaining a low droop rate and an aperture uncertainty of ±2 ps.

Typical power consumption for the SHM-50 is 225 mW for the supply voltage of ±5 V. The SHM-50 list price is $87.00, with 100-piece pricing in the range of $65.00

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!