Latest from Embedded

Dreamstime_photosampler_59880277
dreamstime_photosampler_59880277
100269668 © Ronstik | Dreamstime.com
promo_100269668__ronstik__dreamstime
Irina Toloknovskaia, Dreamstime.com
Circuit Diagram51965608 © Irina Toloknovskaia Dreamstime
ID 122748715 - Design © Everythingpossible - Dreamstime.com
Planner manipulating chart
ID 340558606 - Ai © Yulia Gapeenko - Dreamstime.com
promo__id_340558606__ai__yulia_gapeenko__dreamstim
Dreamstime_thekaikoro_137795256
dreamstime_thekaikoro_137795256_promo
ID 317960473 | Ai Communications © Neirfy | Dreamstime.com
digital_dreamstime_l_317960473
Achronix and Dreamstime_funtapp_121372949
662bd922ddea88001ec7b5da Database Dreamstime Funtapp 121372949 Promo

Redefining SmartNICs: The Composable Advantage (Download)

April 26, 2024

Read this article online.

SmartNIC is a programmable device that connects a server’s CPU complex to a network. A composable SmartNIC adds enhanced flexibility, which means that everything between the raw Ethernet interface and the PCI Express bus to the host CPU cores can be completely and dynamically reconfigured while packets are in flight.

Most SmartNICs or DPUs on the market are built around a single application-specific integrated circuit (ASIC), with the best examples being the NVIDIA Bluefield and Intel’s Mt. Evans. While these SmartNICs include programmable CPU cores to assist in packet processing, their architectures are fixed. As a result, their packet-processing pipelines are very well-defined, highly optimized, and cast in silicon. If composability is desired, then these approaches are too rigidly designed. 

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!