Merging 16- and 32-Bit DSPs with MCUs

Dec. 9, 2002
Merge a 32-bit DSP and a 16-bit microcontroller (MCU) into a single integrated unit and you've got one of Motorola's latest developments, the 56F800 architecture.

Flash DSP/MCU Ropes In C/C++

Merge a 32-bit DSP and a 16-bit microcontroller (MCU) into a single integrated unit and you've got one of Motorola's latest developments, the 56F800 architecture. Fast interrupt support allows the chip to handle signal-processing tasks with features like single-cycle instructions, and no overhead hardware looping functions can take advantage of bit manipulation and other capabilities. A memory-based stack and large register file mean that it's suitable as a C or C++ target platform.

One version of this chip, the new 60-MIPS 56F83x, runs at 60 MHz with a standard operating temperature range of -40°C to 125°C. Peripherals include analog-to-digital converter (ADC) and pulse-width modules, quad timers, quadrature decoders, and a 2.0B FlexCAN module. Flash memory size ranges from 12 to 256 kbytes. A security feature prevents code access and corruption. Additionally, a 256-word page size allows EEPROM emulation.

Pricing for the 56F800 will start at $5.22 in OEM quantities.

16-Bit DSP Architecture Boosts MCU

Set up for C, Microchip's 30-MIPS dsPIC30F family homes in on the 16-bit DSP space with a microcontroller's peripheral complement. The 16-register-bank architecture is a significant advance over the company's 8-bit PIC microcontrollers (MCUs), but the dsPIC30F retains MCU features like a programmable brown-out reset and a low-voltage detect interrupt.

The data converter interface supports common codec protocols such as I2S and AC'97. A 10-bit analog-to-digital converter (ADC) handles up to 16 channels with two or four simultaneous samples. Communication support includes addressable UARTs for controller-area networks (CANs). Moreover, an I2C module features a multi-master mode and 7- and 10-bit addressing.

When it comes to memory, the dsPIC30F is flexible. A three-address generation unit handles dual data fetch and writeback for DSP operations. Up to 4 kbytes of EEPROM, 8 kbytes of SRAM, and 144 kbytes of flash memory are included. The address space for programs is 4 Mwords and data is 64 kbytes.

Sponsored Recommendations

Near- and Far-Field Measurements

April 16, 2024
In this comprehensive application note, we delve into the methods of measuring the transmission (or reception) pattern, a key determinant of antenna gain, using a vector network...

DigiKey Factory Tomorrow Season 3: Sustainable Manufacturing

April 16, 2024
Industry 4.0 is helping manufacturers develop and integrate technologies such as AI, edge computing and connectivity for the factories of tomorrow. Learn more at DigiKey today...

Connectivity – The Backbone of Sustainable Automation

April 16, 2024
Advanced interfaces for signals, data, and electrical power are essential. They help save resources and costs when networking production equipment.

Empowered by Cutting-Edge Automation Technology: The Sustainable Journey

April 16, 2024
Advanced automation is key to efficient production and is a powerful tool for optimizing infrastructure and processes in terms of sustainability.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!