Next-Gen Dual Ports Address Buffering Requirements

Oct. 8, 2008
The company's latest dual-port devices include 9-Mb and 4-Mb chips delivering 200-MHz performance to satisfy demanding memory buffering requirements. Operating on a 1.8V core voltage, they integrate memory and control logic, allowing simultaneous

The company's latest dual-port devices include 9-Mb and 4-Mb chips delivering 200-MHz performance to satisfy demanding memory buffering requirements. Operating on a 1.8V core voltage, they integrate memory and control logic, allowing simultaneous access to a common central memory through independent ports. The 9-Mb 70P3519 and 4-Mb 70P3599 are high-speed 256K/128K x 36 bit synchronous dual-port devices. Their synchronous functions include counters, multiple independent chip and byte enables, and synchronous interrupts. Registers on control, data, and address inputs provide minimal setup and hold times and, by including input data registers, the devices suit applications having unidirectional or bidirectional data flow in bursts. Both devices support I/O voltages of 3.3V, 2.5V, or 1.8V on one or both ports. Prices for the 70P3519 and the 70P3599 are $83.95 and $64.57 each/10,000, respectively. INTEGRATED DEVICE TECHNOLOGY INC., Santa Clara, CA. (800) 345-7015.

Company: INTEGRATED DEVICE TECHNOLOGY INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!