Skip navigation
Cortex-A57 SoC Targets SDN/NFV Applications

Cortex-A57 SoC Targets SDN/NFV Applications

Freescale’s latest crop of QorIQ LS2 system-on-chip (SoC) solutions are based on Arm’s Cortex-A50 ARM-8 architecture (see “Delivering 64-Bit Arm Platforms” on and Freescale’s Layerscape SoC architecture. The QorIQ LS2085A (Fig. 1) is built around an 8 core Cortex-A57 with 4 Mbytes of L2 cache. Each 2 core pair has 1 Mbytes of L2 cache. The system also shares a single 1 Mbyte L3 cache. The two 64-bit DDR4 memory controllers support ECC and have an interleaved bandwidth of 2.1 Gtransfers/s.

Figure 1. Freescale’s QorIQ LS2085A is built around an 8 core Cortex-A57 complex with a coherency fabric that ties together a host of hardware acceleration processors.

The LS2 Ethernet switch has an 88 Mbyte/s bandwidth and the on-chip packet processing accelerator has a bandwidth of 20 Mpackets/s. The crypto engine can operate at 20 Gbits/s and the pattern matching engine runs at 10 Gbits/s. Data compression can be handled at rates up to 20 Gbits/s. The system has a secondary, 32-bit DDR4 memory controller just to handle network acceleration support. The combination allows fast, deep packet inspection support making the platforms ideal for software defined networking (SDN) and network function virtualization (NFV). This includes support for standards like OpenFlow.

Network interfaces include eight 1/10 Gbit Ethernet ports plus an addition eight 1 Gbit Ethernet ports. It supports L2 switching on the ports. The IEEE MAC security (MACsec) support can be applied to four of the 1/10 Gbit Ethernet ports.

The PCI Express Gen 3 support can handle SR-IOV (single root-I/O virtualization). Configurations include 1x8, 4x4, 4x1 and 4x1. There is also a pair of SATA 3.0 ports and two USB 3.0 ports with built-in PHYs.

The LS2045A halves the number of cores in the LS2085A. This cuts the amount of L2 cache but it incorporates the same peripheral complement.

Freescale also announced addition Power Architecture QorIQ SoCs that are also based on Layerscape. These include the T4080 with eight, 64-bit, e5500 Power Architecture cores. The T1023 and T1024 utilize one to four cores. The T4080 includes AltiVec vector support. It is pin-compatible with the T4160 and T4240.

These SoCs incorporate a smaller peripheral complement including a single 10 Gbit Ethernet port. They also support Freescale’s QorIQ trust architecture with secure boot, secure debug and tamper detect. The chips also have volatile key storage.

They Layerscape SoCs are run Linux. Freescale provides the open source drivers for the hardware accelerators and other on-chip peripherals.

TAGS: Defense Mobile
Hide comments


  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.