VHDL/Verilog Simulator Shows 300% Speed Improvement
The new Active-HDL 4.2 Standard Edition shows a 300% simulation speed improvement over the previous 4.1 version for both VHDL and Verilog designs. Additionally, for Verilog designs, Active-HDL 4.2 includes memory resource allocation. Since VITAL