• Electronic Design Mentorpaper 101453 Image 5ec2bf595320a

    Automated and Context-Aware Latch-Up Checking

    May 19, 2020
    This white paper reviews how the increase in the number of power domains and voltages used in today's IC design has increased the importance of identifying and eliminating areas of susceptibility to latch-up.
    Mentor Asb Logo Black Hires Resized

    Latch-up susceptibility continues to be a growing concern for IC designers and verification engineers alike.  Not only for Bulk designs, but also for FD-SOI which leverages hybrid bulk technologies for their IO devices. The good news is that context-aware latch-up verification can be automated to identify and validate the inadvertent structures and spacing requirements that make these checks so difficult to implement in traditional EDA tools. 

    Sponsored

    Stricter guidelines imposed by version 3 of the IEC standard for harmonic current emissions push designers to embrace power-factor-correction methodologies.
    The flyback topology is a versatile, widely used, switched-mode power-supply design with some interesting characteristics that brings performance and BOM advantages to many applications...
    Significant complications arise when trying to get your power supply working from a wall outlet.
    Login to download this article as a PDF file