Fast Ethernet Chip Embraces 3.3V PHY Layer

July 1, 1999
This single chip, 3.3V Fast Ethernet Physical Layer solution integrates a 10/100-Mbps transceiver with the Physical Signaling and Physical Coding sublayers to implement all required functions between the line isolation magnetics and the Ethernet Media

This single chip, 3.3V Fast Ethernet Physical Layer solution integrates a 10/100-Mbps transceiver with the Physical Signaling and Physical Coding sublayers to implement all required functions between the line isolation magnetics and the Ethernet Media Access Controller (MAC). The LAN83C183 IC connects to the MAC via an industry-standard MII interface that supports 10BaseT, 100BaseTX and 100BaseFX Ethernet media for copper or fiber media.

Company: STANDARD MICROSYSTEMS CORP. (SMSC)

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!