UARTs Minimize CPU Bandwidth Needs
Minimal CPU bandwidth requirements and increased system throughput are the goals of the XR16C850 (single) and XR16C854 (quad) UART ICs with on-chip transmit and receive FIFO counters as well as 128-byte FIFO depth for receiving longer data packets.