Communications: Wireless Access Points Whip Up Data-Transfer Rates

Aug. 9, 2004
Based on the Atheros Super AG and Super G enabled chip sets, a new line of wireless local-area network (WLAN) access points boosts the speed of data transfers via frame bursting, wireless network optimization, and real-time compression. The chip sets...

Based on the Atheros Super AG and Super G enabled chip sets, a new line of wireless local-area network (WLAN) access points boosts the speed of data transfers via frame bursting, wireless network optimization, and real-time compression. The chip sets support link rates of up to 54 Mbits/s for users in Japan, with typical end-user throughput of about 40 Mbits/s. In dynamic turbo mode, the chips enable up to 108-Mbit/s link rates and end-user throughputs over 60 Mbits/s. Products based on the chip sets include the AirPort HG WN-APG/A IEEE802.11a+g access point; the HG WN-AG/A and -AG/C IEEE802.11a/g access point and Ethernet converter, respectively; and the WN-G54/A and -G54/C IEEE802.11g access point and Ethernet converter, respectively. The WN-APG/A lists for about $240, the WN-AG/A for $164, the WN-AG/C for $145, and the G54/C for $92.

IO Data Device Inc.www.iodata.jp

About the Author

Dave Bursky | Technologist

Dave Bursky, the founder of New Ideas in Communications, a publication website featuring the blog column Chipnastics – the Art and Science of Chip Design. He is also president of PRN Engineering, a technical writing and market consulting company. Prior to these organizations, he spent about a dozen years as a contributing editor to Chip Design magazine. Concurrent with Chip Design, he was also the technical editorial manager at Maxim Integrated Products, and prior to Maxim, Dave spent over 35 years working as an engineer for the U.S. Army Electronics Command and an editor with Electronic Design Magazine.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!