G-bit Transceiver Reduces Power And Cost

July 1, 2001
Designed to lower power consumption and overall system cost, the newest member of the WarpLink family of serial interconnect transceivers, the MC92610, features four 2.5 Gb point-to-point links for an aggregate throughput of 20 Gb/s. Each transceiver

Designed to lower power consumption and overall system cost, the newest member of the WarpLink family of serial interconnect transceivers, the MC92610, features four 2.5 Gb point-to-point links for an aggregate throughput of 20 Gb/s. Each transceiver has redundant transmit and receive I/Os that are independently selectable. The device features HSTL class 1 DDR source synchronous parallel interfaces that allow integration with system logic. Fabricated on CMOS, power consumption is less than 1.5W with all transceivers operating at full speed. Other features include clock generation and recovery, on-chip termination resistors and coupling capacitors, and multiple modes of operation. Price is expected to be approximately $62.50 each/10,000.

Company: MOTOROLA INC

Product URL: Click here for more information

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!