Image

Clock Multiplier/Jitter Attenuator Is Fully SyncE-Compliant

Aug. 29, 2013
SyncE clock multiplier and jitter attenuator combines any-frequency synthesis and jitter performance as low as 263 femtoseconds RMS.

The Si5328 clock multiplier and jitter attenuator, Silicon Labs’ low jitter, frequency-flexible timing solution is optimized for high-speed networking equipment based on the SyncE standard. It boasts an unmatched combination of any-frequency synthesis and jitter performance as low as 263 femtoseconds RMS, addressing the need for ultra-low jitter physical layer reference clocks in Carrier Ethernet switches and routers. Optimized for Ethernet PHYs ranging from GbE to 100 GbE and fully compliant with ITU-T G.8262 SyncE clock requirements, the device is suited for edge routers, multi-service switches, wireless backhaul systems, DSLAMs and GPON/GEPON OLT equipment. Leveraging patented DSPLL technology, the device generates any output frequency ranging from 8 kHz to 808 MHz and from any input frequency from 8 kHz to 710 MHz. The device is also powered by a single 2.5 V or 3.3 V supply and provides selectable output signal formats. Production quantities of the Si5328 are available now in 6 x 6 mm QFN packages, as well as in two speed grades. The Si5328C-C-GM supports clock outputs up to 346 MHz and is priced at $7.50 each/10,000. The Si5328B-C-GM supports outputs up to 808 MHz and is priced at $9.38 each/10,000.

SILICON LABS

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!