Clock Generator Jabs Jitter

the MAX3679A specifies a typical jitter of 0.36 ps RMS
April 22, 2010
2 min read

Generating four high-frequency clock signals from a low-cost crystal or CMOS input to reduce timing costs in Ethernet equipment, the MAX3679A specifies a typical jitter of 0.36 ps RMS. The device provides four outputs from two output divider banks. One bank provides two LVPECL outputs up to 320 MHz while the other bank provides one LVPECL output up to 320 MHz and one LVCMOS output up to 160 MHz. Other features include a PSNR of -59 dBc, an operating temperature range from -40°C to +85°C, and operation from a 3.3V ±5% supply voltage. Available in a 32-pin, 5 mm x 5 mm TQFN, price starts at $7.35 each/1,000. MAXIM INTEGRATED PRODUCTS, Sunnyvale, CA. (800) 998-8800.

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sign up for Electronic Design Newsletters
Get the latest news and updates.

Voice Your Opinion!

To join the conversation, and become an exclusive member of Electronic Design, create an account today!