CMOS Oscillator Features -168 dBc/Hz Noise Floor

Sept. 1, 2011
In a 5 mm x 7.5 mm package, the CCHD-575 CMOS oscillator specifies a -168 dBc/Hz noise floor and a typical phase jitter of 82 fs rms at 100 MHz.

In a 5 mm x 7.5 mm package, the CCHD-575 CMOS oscillator specifies a -168 dBc/Hz noise floor and a typical phase jitter of 82 fs rms at 100 MHz. Close-in phase noise is -90 dBc/Hz at 10 Hz while its floor is at -168 dBc/Hz.  The component generates frequencies between 50 MHz and 130 MHz and its output driver is capable of driving ±24 mA, translating to a rise/fall time of 600 ps at 100 MHz with a 15 pF load. Input voltage is 3.3 Vdc power consumption is 15 mA. CRYSTEK CORP., Fort Myers, FL. (800) 237-3061.

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!