Electronicdesign 14551 Ed Resource Whtpaperpromo1 4

Ensuring Optimal Performance For Physical Verification

Nov. 29, 2016
Sponsored by Mentor Graphics
The combination of increased layout data to check, coupled with increased rules, and complexity of rules to check, puts a heavy toll on the ability of chip designers to complete physical verification and meet tape-out windows. In this paper, you will learn:
  • How Moore’s law directly impacts DRC computational requirements
  • How to ensure use of accurate and optimized rule files
  • Best practices for layout fill generation
  • How to extract the most efficiency and scaling from multi-processor distributed compute farms

Sponsored Recommendations

What are the Important Considerations when Assessing Cobot Safety?

April 16, 2024
A review of the requirements of ISO/TS 15066 and how they fit in with ISO 10218-1 and 10218-2 a consideration the complexities of collaboration.

Wire & Cable Cutting Digi-Spool® Service

April 16, 2024
Explore DigiKey’s Digi-Spool® professional cutting service for efficient and precise wire and cable management. Custom-cut to your exact specifications for a variety of cable ...

DigiKey Factory Tomorrow Season 3: Sustainable Manufacturing

April 16, 2024
Industry 4.0 is helping manufacturers develop and integrate technologies such as AI, edge computing and connectivity for the factories of tomorrow. Learn more at DigiKey today...

Connectivity – The Backbone of Sustainable Automation

April 16, 2024
Advanced interfaces for signals, data, and electrical power are essential. They help save resources and costs when networking production equipment.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!