Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    Electronicdesign Com Article Digital Pci Express 3 0 Nears The Station
    1. Technologies
    2. Embedded
    3. Digital ICs

    PCI Express 3.0 Nears The Station

    Sept. 13, 2010
    PCI Express 3.0 is in the final phases with hardware expected in 2011. It doubles the bandwidth over 2.0.
    William G. Wong

    Electronicdesign Com Article Digital Pci Express 3 0 Nears The Station
    1 of Enlarge image
    Electronicdesign Com Images Spacer

    PCI-SIG manages PCI Express standards

    The PCI-SIG is working on the final iteration (v0.9) of the PCI Express 3.0 specification that makes some major deviations from the 2.0 spec to attain twice the performance. The progression has been 2.5 Gtransfers/s to 5.0 Gtransfers/s to finally 8 Gtransfers/s for 3.0. This translates into 2, 4 and 8 Gbits/s/lane. The standard lane configurations remain x1, x2, x4, x8, x16 and x32.

    To achieve this higher throughput, PCI-SIG has switched from the 8b/10b encoding to the more efficient 128b/130b encoding. It requires transmitter and now receiver equialization and implements a dynamic approach with signialling embedded in data transfers. PCI Express 3.0 employs a scrambling technique that utilizes a binary polynomial in a feedback topology. This introduces more DC wander in the 128b/130b encoding scheme compared to the 8b/10b employed by PCI Express 1.0 and 2.0. It guarantees a consistent transition density over large intervals but the received clock data recovery circuit must be able to handle deviations in the short term.

    The new specification introduces a number of protocol extensions to improve performance. They range from data reuse hints to indicate that data should be placed in cache as well as main memory, dynamic power adjustment mechanisms, loose transaction ordering and atomic operations. I/O page faults are addressed as well as BAR resizing.

    PCI Express 3.0 is backwards compatible with 2.0 and 1.0. Matching standards define the mechinical specifications including the familiar PC card sockets and Mini-PCI Express as well as ExpressCard form factors. Cabling standards address 1.0 and 2.0 implementations. It remains to be seen whether 3.0 will rise above the backplane to box-to-box cabling.

    Pericom Semiconductor will be sampling a pair of low jitter PCIe 3.0-compliant clock generators (PI6C557-03B and PI6C557-05B) as well as PCIe 3.0 compatible switches (PI3PCIE3412).

    PCI-SIG

    Continue Reading

    Timing Decisions 102: Optimize Your Clock Tree

    PCIe to SD Bridge Module Comes in M.2 Format

    Sponsored Recommendations

    Designing automotive-grade camera-based mirror systems

    Dec. 2, 2023

    Design security cameras and other low-power smart cameras with AI vision processors

    Dec. 2, 2023

    Automotive 1 TOPS vision SoC with RGB-IR ISP for 1-2 cameras, driver monitoring, dashcams

    Dec. 2, 2023

    AM62A starter kit for edge AI, vision, analytics and general purpose processors

    Dec. 2, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Super-Slim Wireless, Self-Powered “Sticker” Measures Contact Force

    Commercial-Ready Route in Texas for Driverless Trucks Planned for Late 2024

    Running Background Checks on Today’s Celebrity Scientists

    Most Read

    Autonomous Robot Delivers Open Liquids Container Without Spilling a Drop

    Solve Augmented-Reality Display Challenges with Laser Beam Scanning

    The Fastest Way To Connect To The Cloud…Learn About IoTConnect


    Sponsored

    How to design a smart camera with Arm-based AI vision processors

    How to build an low-power embedded-vision application with 1-2 cameras

    Design automotive occupancy detection systems with new Arm-based processors

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo