Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    A graphical representation of a stack of individual chips connected by through-silicon vias (TSVs). (Image courtesy of IBM)
    1. Technologies
    2. Embedded
    3. Digital ICs

    From Complicated to a Cakewalk: Partnership Focuses on 3D-ICs

    Feb. 12, 2015
    Fujitsu will leverage ANSYS’ RedHawk and Sentinel power noise and reliability solutions to help simplify the design of three-dimensional integrated circuits (3D-ICs).
    Iliza Sokol

    Three-dimensional integrated circuits (3D-ICs) help to increase power and performance, but not without the tradeoffs of increased complexity and associated challenges. A partnership between ANSYS and Fujitsu aims to limit those complications by leveraging the former’s power noise and reliability solutions to create 3D-ICs for high-performance central processing units (CPUs). Thanks to the full-chip capacity and fast turnaround time of ANSYS’ RedHawk and Sentinel platforms, Fujitsu can optimize IR drop, electromigration (EM), and thermal-reliability analysis of large processor designs.

    Floorplanning for 3D-ICs requires the placement of through-silicon vias (TSVs) and a power/ground network. RedHawk allows for the exploration of various TSV placement options to meet the chips’ power noise and reliability requirements, which can be difficult to analyze and debug later in the design process. Specifically, RedHawk enables an IC-aware power noise analysis and sign-off package to ensure the tightest noise margin is met without wasted resources, as well as prevent failure risks.

    Other key capabilities include SPICE-accurate transient simulation results at the SoC level using dynamic power models and simulation of 100 M+ instances with 2 B+ node designs that maintain flat sign-off accuracy. An out-of-box vectorless algorithm enables quick hotspot identification and high sign-off coverage, plus support for advanced device architectures such as sub-20-nm FinFETs.

    The Sentinel platform, an I/O DDR power noise and timing analysis solution, helps minimize jitter and the impact of power/ground noise on DDR signal propagation. Design engineers can perform a time-domain solution of the entire DDR interface channel, including the bank of DDR buggers; on- and off-chip decoupling capacitors; and on-chip, package, and PCB interconnect parasitics. The software then predicts the impact of simultaneously switching noise on signal propagation and ensuing jitter.

    Sentinel further creates I/O buffer models and on-die signal and power routing by using I/O layout information provided through RedHawk. The models capture the nonlinear, physical nature of the underlying circuits in a compact, SPICE-friendly format. 

    Continue Reading

    Timing Decisions 102: Optimize Your Clock Tree

    Practical Input-Referred Calculations in Precision Systems

    Sponsored Recommendations

    Designing automotive-grade camera-based mirror systems

    Dec. 2, 2023

    Design security cameras and other low-power smart cameras with AI vision processors

    Dec. 2, 2023

    Automotive 1 TOPS vision SoC with RGB-IR ISP for 1-2 cameras, driver monitoring, dashcams

    Dec. 2, 2023

    AM62A starter kit for edge AI, vision, analytics and general purpose processors

    Dec. 2, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Super-Slim Wireless, Self-Powered “Sticker” Measures Contact Force

    Commercial-Ready Route in Texas for Driverless Trucks Planned for Late 2024

    Running Background Checks on Today’s Celebrity Scientists

    Most Read

    Can Silicon Supply Enough Power for the Future of AI Silicon?

    FAQ: Upgrading to Intelligent, Programmable, Bidirectional Power Systems

    Unify SDK Bridges Matter with Other Protocols


    Sponsored

    Digital design testing

    Low-Noise and Low-Ripple Techniques for a Supply Without an LDO

    An introduction to 3D IC – ep. 1

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo