Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    1. Technologies
    2. Embedded
    3. Digital ICs
    4. FPGA

    Virtual Prototyping Makes Its Way To FPGAs

    April 14, 2003
    Today's FPGAs offer densities of 10 million gates and clock speeds of 400 MHz. Thus, ASIC design starts are trending down while FPGA design starts are on the rise. What's missing is an EDA tool flow for FPGAs that brings some of the advantages of...
    David Maliniak

    Today's FPGAs offer densities of 10 million gates and clock speeds of 400 MHz. Thus, ASIC design starts are trending down while FPGA design starts are on the rise. What's missing is an EDA tool flow for FPGAs that brings some of the advantages of ASIC-style hierarchical methodologies. The braintrust at EDA startup Hier Design Inc., Santa Clara, Calif., thinks it has the answer—adapting silicon virtual prototyping (SVP) technology from ASIC flows for use with FPGAs.

    "FPGA design flows have suffered from being flat rather than hierarchical," says Jackson Kreiter, Hier Design's CEO and chairman. "Synthesis runtimes on a 6 to 8 million-gate FPGA are over 24 hours. In a flat flow, you have to resynthesize the entire FPGA if you make a change to one block in the design," said Kreiter.

    Hier's block-based, scalable approach sidesteps the problems that stem from a flat approach to FPGA design by inserting hierarchical design planning and logic optimization and placement before routing. Together, these steps make up an SVP capability bolstered by an ongoing financial and technical relationship with Xilinx. Xilinx has cooperated fully in giving Hier Design's tools visibility into their silicon's routing facilities.

    Today's FPGA flows involve synthesis tools taking register transfer level to gate level, which is then optimized in physical synthesis. The physical synthesis step involves unmapping the design and revisiting physical placement, obviating much of the optimization. Hier Design's approach will much more closely link design floorplanning and physical synthesis, doing away with interim optimization. Time-to-market promises to improve.

    Hier Design intends to introduce its first products in July. They're in the hands of several beta customers now and, according to Kreiter, they've been achieving good results with the tools. They run on Windows, Linux, and Sun Solaris Unix-based workstations.

    Hier Design Inc.
    www.hierdesign.com

    Continue Reading

    Optimizing IC Design Flows by Shifting Left with Calibre Solutions

    Faraday Showcases FPGA-Go-ASIC, SONOS eFlash, and eFPGA Solutions

    Sponsored Recommendations

    Designing automotive-grade camera-based mirror systems

    Dec. 2, 2023

    Design security cameras and other low-power smart cameras with AI vision processors

    Dec. 2, 2023

    Automotive 1 TOPS vision SoC with RGB-IR ISP for 1-2 cameras, driver monitoring, dashcams

    Dec. 2, 2023

    AM62A starter kit for edge AI, vision, analytics and general purpose processors

    Dec. 2, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Super-Slim Wireless, Self-Powered “Sticker” Measures Contact Force

    Commercial-Ready Route in Texas for Driverless Trucks Planned for Late 2024

    Running Background Checks on Today’s Celebrity Scientists

    Most Read

    Autonomous Robot Delivers Open Liquids Container Without Spilling a Drop

    Solve Augmented-Reality Display Challenges with Laser Beam Scanning

    The Fastest Way To Connect To The Cloud…Learn About IoTConnect


    Sponsored

    Hardware-accelerated AI vision processing for barcode scanners

    Standardized Open-Source Processor Architecture

    Delivering 3D IC innovations faster

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo