SigmaRAM SRAMs Tap 0.13-µm CMOS Process To Pack 18 Mb In 209-Ball BGA Chip

May 1, 2002
A trio of high-speed SigmaRAM SRAMs are being made using a 0.13-µm CMOS process that have a capacity of 18 Mb and low power consumption. The three SRAMs are known as: Double Late Write and Pipelined Read/No Bus Turnaround (Sigma 1x1Dp); Late

A trio of high-speed SigmaRAM SRAMs are being made using a 0.13-µm CMOS process that have a capacity of 18 Mb and low power consumption. The three SRAMs are known as: Double Late Write and Pipelined Read/No Bus Turnaround (Sigma 1x1Dp); Late Write and Pipelined Read (Sigma 1x1Dp, Sigma 1x1Lp); and Late Write and Flow-Through Read (Sigma 1x1Lf). Each device targets different applications. The Sigma 1x1Dp is well suited for high-end switches, routers and aggregators. The Sigma 1x1Lp is an external cache solution for embedded processors requiring high density and high bandwidth buffering with a Late Write and Pipelined Read protocol. The Sigma 1x1Lf is designed for high-performance test equipment.The 18-Mb SigmaRAM SRAMs feature 1.8V operation and a 1.8V and 1.5V I/O LVCMOS interface. Maximum standby currents are less than 100 mA and 75 mA, respectively. The devices come in a 209-ball BGA package with a 14 x 22 mm footprint and 1.0-mm ball pitch. Samples are available now in 250-MHz single data rate (SDR), with x72-bit and x36-bit I/O configurations. Sample pricing is $100 each. INTEGRATED SILICON SOLUTION INC, Santa Clara, CA. (408)-588-0800.

Company: INTEGRATED SILICON SOLUTION INC

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!