Low-Voltage Register Chops DDR3 Memory Power In Half

Oct. 8, 2008
Promising to slice register-power consumption by as much as 50%, the SSTE32882HL embarks as the industry’s first registered clock driver capable of standard and low-voltage operation for DDR3 memory modules. The register employs a unique

Promising to slice register-power consumption by as much as 50%, the SSTE32882HL embarks as the industry’s first registered clock driver capable of standard and low-voltage operation for DDR3 memory modules. The register employs a unique lower-power architecture that, when coupled with a low-voltage supply, can reduce the register power consumption by nearly 50% versus standard voltage registers. A JEDEC-compliant integrated register and PLL for DDR3 RDIMMs, the device reportedly supports the industry’s widest range of operating clock speeds from DDR3-800 to DDR3-1600 across standard and low-voltage conditions. It also surpasses key requirements for clock dynamic offset, jitter, and setup time. Other features include expanded built-in test and debug capabilities. Currently sampling, the SSTE32882HL is available in a RoHS-compliant, 176-ball BGA package. INTEGRATED DEVICE TECHNOLOGY INC., Santa Clara, CA. (800) 345-7015.

Company: INTEGRATED DEVICE TECHNOLOGY INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!