Systolic Processing IC Touts 98-GOPS Peak Performance

Designed for use in imaging PCs, the Sea of MMACs systolic data flow image processor uses a lattice of 49 morphology, multiply and accumulate cells (MMACs). The chip provides a peak performance of 98 GOPS with an arithmetic capability of 19.6 GMACS
Jan. 1, 2001

Designed for use in imaging PCs, the Sea of MMACs systolic data flow image processor uses a lattice of 49 morphology, multiply and accumulate cells (MMACs). The chip provides a peak performance of 98 GOPS with an arithmetic capability of 19.6 GMACS running at 100 MHz. Composed of about eight million gates, the device is fabricated using 0.18 µm technology and is packaged in a custom BGA. Higher speeds and larger arrays with tera performance rates are anticipated within the next two years.

Company: DATACUBE INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sign up for our eNewsletters
Get the latest news and updates

Voice Your Opinion!

To join the conversation, and become an exclusive member of Electronic Design, create an account today!