Clock Multiplier Boasts 0.3 ps Jitter Performance

Oct. 8, 2008
Emerging as an industry first, the Si53xx family of jitter-attenuating clock multipliers generate any output frequency from any input frequency with just 0.3 ps of jitter. The family hosts nine devices that address a range of applications including

Emerging as an industry first, the Si53xx family of jitter-attenuating clock multipliers generate any output frequency from any input frequency with just 0.3 ps of jitter. The family hosts nine devices that address a range of applications including networking, telecom, wireless base stations, test and measurement, HDTV, and data acquisition. They can generate any output frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from any input frequency between 2 kHz and 710 MHz. The devices also feature an integrated loop filter with selectable bandwidths, allowing users to change loop bandwidth without altering components. Other features include a voltage-controlled oscillator, phase detector, divider, and buffers. The Si53xx family consists of four any-rate multipliers, the Si5322, Si5325, Si5365, and the Si5367, and five any-rate clock multipliers/jitter attenuators, the Si5316, Si5323, Si5326, Si5366, and Si5368. Prices range from $12.10 to $72.45 each/1,000. SILICON LABORATORIES INC., Austin, TX. (877) 444-3032.

Company: SILICON LABORATORIES INC.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!