Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    Archive Eepn Com Cluster Common Eepn Images Articles 24419
    1. Technologies
    2. Embedded
    3. Digital ICs
    4. Processors
    5. DSP

    Clock IC Exceeds OC-192/STM-64 Jitter Requirements

    June 1, 2001
    Staff
    Archive Eepn Com Cluster Common Eepn Images Articles 24419

    The Si5364 SONET/SDH port card clock IC is said to exceed the jitter requirements of both OC-192 and STM-64. Providing Stratum 2/3E-compliant protection switching, the chip produces four clock outputs with less than 0.25 ps (typical rms) of jitter in OC-192 applications. The company's proprietary DSPLL technology is claimed to be responsible for the low jitter figure, while SiLECT technology allows the integration of hitless switching with clock synthesis circuitry. The chip phase locks to one of three reference clock inputs and generates four outputs that can be individually configured in the 622-, 255- or 19-MHz range. For applications that use forward error correction (FEC), selectable 15/14 or 14/15 scaling of the clock multiplication ratios between the input and output clocks is provided. Other features of the clock IC include an integrated voltage regulator and operation from a single 3.3V or 2.5V supply. Available in an 11 mm x 11 mm BGA, samples are available now with production scheduled for third quarter of this year.

    Continue Reading

    Electronic Design eBook: Focus on Timing

    Timing Decisions 102: Optimize Your Clock Tree

    Sponsored Recommendations

    Designing automotive-grade camera-based mirror systems

    Dec. 2, 2023

    Design security cameras and other low-power smart cameras with AI vision processors

    Dec. 2, 2023

    Automotive 1 TOPS vision SoC with RGB-IR ISP for 1-2 cameras, driver monitoring, dashcams

    Dec. 2, 2023

    AM62A starter kit for edge AI, vision, analytics and general purpose processors

    Dec. 2, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Flexible PXI BMS Test System Simulates Real-Time Events

    FAQ: Upgrading to Intelligent, Programmable, Bidirectional Power Systems

    Bob Pease on Analog Vol. 3

    Most Read


    Sponsored

    Accurately measure vital signs with low Iq and a small form factor

    WEBENCH power designer

    3.3V 1A, Low EMI, 92% Efficiency DC/DC Module in Single Layer TO-247 Form Factor Reference Design

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo