Popular FPGAs Support DDR2 Data Rates

Recently announced, the Stratix II FPGA family is qualified to support the 667-Mb/s DDR2 SDRAM interface data rate, the fruit of Altera's auto-calibrating PHY memory interface controller intellectual property core. The Stratix II devices are intended
March 21, 2006

Recently announced, the Stratix II FPGA family is qualified to support the 667-Mb/s DDR2 SDRAM interface data rate, the fruit of Altera's auto-calibrating PHY memory interface controller intellectual property core. The Stratix II devices are intended for use in conjunction with Micron Technology's 667-Mb/s DDR2 SDRAM modules. Support for interfacing the FPGAs with SDRAM includes technical documentation, software and tool support, IP cores, demonstration boards, characterization reports, and simulation models. A customer engagement program, offering users the opportunity to work with the company in advance of the release of the DDR2 SDRAM interface is available. For more details, call ALTERA CORP., San Jose, CA. (408) 544-7000.

Company: ALTERA CORP.

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sign up for our eNewsletters
Get the latest news and updates

Voice Your Opinion!

To join the conversation, and become an exclusive member of Electronic Design, create an account today!