Teseda Corp. today announced receipt of an order for the Teseda Diagnostic Test System from Soft Machines Inc. Soft Machines, a licenser and co-developer of VISC architecture-based microprocessor and SoC products for loT, mobile, and cloud markets, has purchased the Teseda Diagnostic Test System for bench-top stimulus, test pattern debug, validation, and device failure-mode stimulation.
The Diagnostic Test System is a core design analysis tool used for first silicon bring-up that has provided Soft Machines with a complete bench-top device stimulus and test system to achieve working silicon and prove the invention of VISC microprocessor architecture.
“Soft Machine’s VISC architecture revives CPU performance-per-watt scaling by incorporating the new concept of virtual cores and virtual threads,” stated Mohammad Abdallah, co-founder, president and chief technology officer for Soft Machines. “The Teseda Diagnostic Test System helped us to quickly bring-up test patterns and validate functionality of the silicon which featured a break-through new architecture.”
“We were delighted with Soft Machines’ selection of our Diagnostic Test System as their platform of choice. By using this system they achieved remarkable results with their ‘bleeding edge’ first silicon,” said Armagan Akar, chief executive officer at Teseda. “Soft Machines’ experience is another strong validation of our well-thought-out DFT methodology, resulting in major cost and time savings by this purpose-built bench-top diagnostic silicon verification system.”
The bring-up time spent after first silicon arrival continues to increase with design size, complexity and geometry shrinkage as does the difficulty and effort required to debug silicon errors. The Teseda Diagnostic Test System provides the means for accessibility of internal scan architectures to specifically exploit the benefits of scan for first silicon bring-up and also eliminates the need for expensive ATE at this stage of the development.
System users experience rapid verification of silicon functionality, achieving silicon debug in days versus months resulting in low cost silicon characterization and validation.
Design and product engineers implement, test and verify device software modifications to maximize performance in a desktop or bench-top work environment, and to allow remote access to the tool set from anywhere in the world.
The system was first installed in Q2, 2014 under a rent-to-own scenario and later converted to purchase based on the success and value demonstrated during first silicon bring-up. For more information about Teseda’s Diagnostic Test System, visit http://www.teseda.com/#!/products.
Soft Machines is a 250-person late-stage semiconductor startup with operations in the U.S., India, and Russia. The company is in the business of licensing and co-developing VISC-architecture-based Core and SoC products for IoT, mobile, and cloud markets. Corporate headquarters are in Santa Clara, CA,
Teseda Corp., based in Portland, OR, was founded in 2001. Teseda offers a combination of bench-top test hardware with software tools to produce systems that are capable of performing device analysis. A portable, go-anywhere system can help remote customer quality engineers quickly screen potential field returns; a design and product engineering system can support first-silicon bring-up; and a fully equipped device analysis lab system can perform detailed physical root-cause defect isolation.
