Cadence releases XJTAG DFT Assistant for OrCAD Capture

Nov. 15, 2016

San Jose, CA. Cadence Design Systems has announced that its OrCAD Capture has been enhanced to now include XJTAG DFT Assistant, an easy-to-use interface that increases the design-for-test (DFT) and debug capabilities of the schematic capture and PCB design system. Developed by boundary-scan hardware and software tool supplier XJTAG, XJTAG DFT Assistant allows users to detect and correct JTAG errors at the design stage before the PCB is produced, preventing costly re-spins and project delays.

“PCBs have become increasingly densely populated, and accessing pins under packages such as ball grid arrays (BGAs) has been virtually impossible,” said Kishore Karnane, product management director, PCB Group, Cadence. “Boundary scan addresses this problem by providing electrical access to compliant integrated components on a PCB using a JTAG chain, but it is also imperative that any errors in the JTAG chain are corrected early. XJTAG DFT Assistant allows engineers to determine whether JTAG chains are correctly connected and terminated during schematic capture, early in the design process.”

XJTAG DFT Assistant is composed of two key elements: XJTAG Chain Checker and XJTAG Access Viewer. XJTAG Chain Checker identifies common errors in a JTAG scan chain, such as incorrectly connected and terminated test access ports (TAPs), and reports them to the developer. Otherwise, a single connection error would inhibit the entire scan chain from working. XJTAG Access Viewer overlays the extent of boundary scan access onto the schematic diagram, allowing users to instantly see which components are accessible using boundary scan, and where test coverage can be further extended. Engineers can highlight the nets individually to show read, write, power/ground, and the nets without any JTAG access on the schematic.

“We need to determine early in the design phase how to maximize test coverage using the minimum number of test points, so it is vital to know what JTAG access is available at the schematic stage,” said Urs Allemann, director of design services at ed electronic design ag. “The XJTAG DFT Assistant for OrCAD Capture makes it easy for us to see the test coverage as the design evolves. This allows us to optimize our testing before the PCB is produced.”

While the first prototype is being manufactured, XJTAG DFT Assistant allows engineers to export a preliminary XJTAG project from OrCAD Capture to the XJTAG development software, where additional tests can be developed. Hardware can then be tested as soon as it is available.

XJTAG DFT Assistant software is now included with OrCAD Capture 17.2-2016 QIR 2 at no additional cost; users of version 17.2 or higher can download the software from www.xjtag.com/orcad.

www.cadence.com

Sponsored Recommendations

What are the Important Considerations when Assessing Cobot Safety?

April 16, 2024
A review of the requirements of ISO/TS 15066 and how they fit in with ISO 10218-1 and 10218-2 a consideration the complexities of collaboration.

Wire & Cable Cutting Digi-Spool® Service

April 16, 2024
Explore DigiKey’s Digi-Spool® professional cutting service for efficient and precise wire and cable management. Custom-cut to your exact specifications for a variety of cable ...

DigiKey Factory Tomorrow Season 3: Sustainable Manufacturing

April 16, 2024
Industry 4.0 is helping manufacturers develop and integrate technologies such as AI, edge computing and connectivity for the factories of tomorrow. Learn more at DigiKey today...

Connectivity – The Backbone of Sustainable Automation

April 16, 2024
Advanced interfaces for signals, data, and electrical power are essential. They help save resources and costs when networking production equipment.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!