Stacked DSP/Memory Simplifies Designs

March 1, 2001

The DSP HeLP-Stack 3-D, stacked DSP/memory device claims to simplify system design and, via proprietary stacking technology, saves motherboard space equivalent to 50% of the TQFP footprint of the DSP device. The assembly combines a Texas Instruments fixed-point digital signal processor (DSP), a 4 Mb SRAM configured as 256K x 16, and a 10-MHz timing reference device. The entire configuration fits in the same 144-pin TQFP footprint as the DSP device with the SRAM and the timing reference stacked on top of the DSP.
The first device in the series, model DPHD15410SM16Q includes a TMS320VC5410PGE-100 DSP, 4 Mb of SRAM, a 10-MHz Timing Reference Device, and a 3.3V power supply. Features include a 10-ns access time and a four-pin LCC and 44-pin TSOP-2 stacked on top of the DSP. Sample quantity pricing is $150.

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!