Test Process Meets Requirements Of Probe Card Applications

Jan. 6, 2012
Multitest’s UltraFlat process meets requirements for high parallel vertical probe card applications.

Multitest’s UltraFlat process meets requirements for high parallel vertical probe card applications. In DDR3 apps, requirements for board flatness at wafer-level testing are critical and flatter PCBs require less compliance from the probe interface and reduce interface wear. UtraFlat allows maintenance of tight overall flatness tolerances by removing the bow and twist in the PCB. Unlike flat-baking that provides a temporarily flat PCB, UltraFlat provides a permanent overall flatness. Additionally, it typically complies with bow-and-twist requirements of 1%. MULTITEST ELECTRONIC SYSTEMS INC., Santa Clara, CA. (408)-988-6544.

Sponsored Recommendations

Near- and Far-Field Measurements

April 16, 2024
In this comprehensive application note, we delve into the methods of measuring the transmission (or reception) pattern, a key determinant of antenna gain, using a vector network...

DigiKey Factory Tomorrow Season 3: Sustainable Manufacturing

April 16, 2024
Industry 4.0 is helping manufacturers develop and integrate technologies such as AI, edge computing and connectivity for the factories of tomorrow. Learn more at DigiKey today...

Connectivity – The Backbone of Sustainable Automation

April 16, 2024
Advanced interfaces for signals, data, and electrical power are essential. They help save resources and costs when networking production equipment.

Empowered by Cutting-Edge Automation Technology: The Sustainable Journey

April 16, 2024
Advanced automation is key to efficient production and is a powerful tool for optimizing infrastructure and processes in terms of sustainability.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!