Board Taps PCÕs Parallel Port To Control JTAG Tests

May 1, 2002

Installed on a PCÕs parallel port, the PIO-1149.1/E controller board is for use in testing IEEE 1149.1-compliant devices, boards and systems. The controller allows laptops to be used for 1149.1 boundary-scan (JTAG) testing of products over various phases of their life cycle. Among the controllerÕs features are an ability to execute boundary-scan test vectors directly on the PIO-1149.1/E, improved test vector throughput, user-programmable test clocks for speeds up to 25 MHz, and JTAG ports and discrete I/O voltage levels that are programmable from 1.25V to 3.4V and that are 5V compatible. The controller comes with built-in-self-test software, a scan function library, and device drivers. For more details, call Steven Hartman at CORELIS INC., Cerritos, CA. (562) 926-6727.

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!