Inverse Multiplexer IC Reduces Cost Of ATM Implementation

June 1, 1999
The cost of ATM implementation is said to be reduced with the MT90221 quad IMA/UNI PHY device, a single-chip, four-port, inverse multiplexer for ATM designed to move ATM cells over multiple T1/E1 lines. It allows the implementation of as many as four

The cost of ATM implementation is said to be reduced with the MT90221 quad IMA/UNI PHY device, a single-chip, four-port, inverse multiplexer for ATM designed to move ATM cells over multiple T1/E1 lines. It allows the implementation of as many as four IMA groups over four T1/E1 links and supports mixed-mode services, so links not assigned to any IMA group can be used in UNI mode. Bandwidth can be incremented in 1.5-Mbps steps for T1 lines or in 2-Mbps steps for E1 lines. The chip operates on less than 1W, compared with the multi-watt requirements of field-programmable array solutions. A versatile PCM interface allows designers to use inexpensive, off-the-shelf framers to enable reuse of existing software.The device comes with extended third-party support, which includes evaluation board, the device driver and the IMA Core State Machine software. The chip is packaged in 208-pin MQFP versions.

Company: MITEL SEMICONDUCTOR

Product URL: Click here for more information

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!