Electronic Design
  • Resources
  • Directory
  • Webinars
  • CAD Models
  • Video
  • Blogs
  • More Publications
  • Advertise
    • Search
  • Top Stories
  • Tech Topics
  • Analog
  • Power
  • Embedded
  • Test
  • AI / ML
  • Automotive
  • Data Sheets
  • Topics
    - TechXchange Topics --- Markets --AutomotiveAutomation-- Technologies --AnalogPowerTest & MeasurementEmbedded
    Resources
    Electronic Design ResourcesTop Stories of the WeekNew ProductsKit Close-UpElectronic Design LibrarySearch Data SheetsCompany DirectoryBlogsContribute
    Members
    ContentBenefitsSubscribeDigital editions
    Advertise
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    1. Technologies
    2. Industrial
    3. Boards

    Memory Controller Pumps Up DRAM System Data Rates

    Feb. 2, 2004
    Avoiding the need to change the native memory interface, a novel controller and buffering scheme pushes data-transfer rates for standard SDRAMs to 3.2 Gbits/s/pin and up to 12.8 Gbits/s/pin for first-generation double-data-rate (DDR) SDRAMs. A...
    Dave Bursky

    Avoiding the need to change the native memory interface, a novel controller and buffering scheme pushes data-transfer rates for standard SDRAMs to 3.2 Gbits/s/pin and up to 12.8 Gbits/s/pin for first-generation double-data-rate (DDR) SDRAMs. A controller and multiplexer/demultiplexer buffer make up this two-chip solution.

    Silicon Pipe's Chaniplexer chip set, targeted at desktop and server systems, can use standard dual inline-memory modules (DIMMs). For applications demanding higher performance, the company's Seriplexer requires a redesigned DIMM to achieve data rates of 24 Gbits/s per pin and beyond.

    In a Chaniplexer system, a controller connects to the host processor or DRAM controller's address/data bus and converts the parallel data into multiple differential serial channels. The multiple channels are then connected to the multiplexer/demultiplexers, which are positioned between the DIMM connector and the differential signal traces (see the figure).

    The differential signals are more immune to noise than standard parallel buses. This adds more flexibility in the pc-board layout with respect to the DRAMs' proximity to the memory controller. Though some pc-board modifications are required for the existing memory-controller data path, no changes are needed to the host processor or chip set, or to the memory DIMMs.

    Based on the Grand Canyon differential signaling scheme, serial channels virtually eliminate signal disruptions between a memory controller and its memories. The serial channels can transfer bit streams at data rates starting at 3.2 Gbits/s and scaling up to 8 Gbits/s and beyond, depending on the memory interface. When used with existing DIMMs and system logic, the Chaniplexer can implement systems with word widths of up to 128 bits and support as many as 32 DIMMs. When used with DDR DIMMs, data rates start at 12.8 Gbits/s and can scale to over 20 Gbits/s.

    The Seriplexer scheme requires custom DIMMs optimized for the approach. With it, data transfers should hit 24 Gbits/s and higher. Silicon Pipe says that the Seriplexer has virtually no scaling limits, so it can work in systems that concurrently employ different memory technologies.

    Silicon Pipe Inc.www.siliconpipe.com

    Continue Reading

    Products of the Week: LiDAR-on-a-Chip, Space-Saving Hall-Effect Sensors

    Quick Poll: A Memory Quiz

    Sponsored Recommendations

    Take Charge with Littelfuse Charging Solutions for Peak Performance in Material Handling EVs

    Nov. 28, 2023

    Nexperia Webinar: Application Specific MOSFETs and GaN Solutions for the Automotive Market

    Nov. 28, 2023

    TTI Transportation Resource Center

    Nov. 28, 2023

    Molex: What Happens When the Driver’s Seat is Empty?

    Nov. 28, 2023

    Comments

    To join the conversation, and become an exclusive member of Electronic Design, create an account today!

    I already have an account

    New

    Automotive-Rated Dual Op Amp Blends Medium Voltage and Accuracy

    How to Build Wide-Dynamic-Range Systems (Part 1)

    Bob Pease on Analog Vol. 3

    Most Read

    Observability Framework Exposes DDS

    Quick Poll: Is right to repair a consideration when designing your product?

    MEMS Mirrors: The Next Big Wave in MEMS Technology


    Sponsored

    Take Advantage of a 16-bit Microcontroller’s Performance and Low Power

    Empowering Medical Memory Solutions

    Embedded Mobile Driven by Human Interface

    Electronic Design
    https://www.facebook.com/ElectronicDesign
    https://www.linkedin.com/groups/4210549/
    https://twitter.com/ElectronicDesgn
    https://www.youtube.com/channel/UCXKEiQ9dob20rIqTA7ONfJg
    • About Us
    • Contact Us
    • Advertise
    • Do Not Sell or Share
    • Privacy & Cookie Policy
    • Terms of Service
    © 2023 Endeavor Business Media, LLC. All rights reserved.
    Endeavor Business Media Logo