3,475-MHz PLL/Synthesizer Saves Board Space

Nov. 5, 2009
Operating at 3,475 MHz with a typical step size of 2,500 kHz, the CPLL66-3475-3475 PLL/synthesizer promises to save space with its compact 0.6” x 0.6” x 0.15” SMD package.
Operating at 3,475 MHz with a typical step size of 2,500 kHz, the CPLL66-3475-3475 PLL/synthesizer promises to save space with its compact 0.6” x 0.6” x 0.15” SMD package. It essentially wraps a VCO around a PLL in a package that’s a bit larger than a VCO on its own and significantly smaller than separate VCO/PLL modules. The component requires just an external frequency reference and supply voltages for the internal PLL and VCO and is programmable using a standard three-line interface: data, clock, and load enable. Specs include a typical phase noise of -95 dBc/Hz at a 10 kHz offset and a minimum output power of 3 dBm, a VCO voltage of 5 Vdc, PLL voltage of 3 Vdc, and a second harmonic suppression of -15 dBc typical. For pricing details, call CRYSTEK CRYSTALS CORP., Fort Myers, FL. (800) 237-3061.
About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!