Hardware designers are feeling the pressure from designs with continually accelerating memory or SERDES protocol links, while facing shrinking margins and unrelenting cost constraints. I believe we have finally reached the point where “sign off” verification is a requirement on these interfaces before going to your first layout.
Register to view the full article
By registering on Electronic Design now, you'll not only gain access to premium content, you'll also become part of an exclusive, robust global engineering community!
Participate in Expert and Reader driven Q&A's
Start your own conversation by commenting on any article or blog
Download high-quality content including the highly anticipated Salary & Career Report