Using Design-to-Test Workflows and Managing the IP Lifecycle in Chiplet Designs
June 4, 2025
Related To:
What you’ll learn:
- Chiplet lifecycle management.
- How test fits into chiplet development.
- Where AI fits in chiplet test and measurement.
Chiplet workflow is a complex dance with many components, including test and simulation. Nilesh Kamdar, General Manager at Keysight EDA, talked about these in his keynote presentations at the 2025 Chiplet Summit (watch the video above). He touches on simulation, interoperability testing, and managing chiplet data (Fig. 1).
Artificial intelligence (AI) has become central to EDA design optimization and debugging. It’s being used in chip and chiplet layout, simulation, and optimization, as well as test and verification. Nilesh wraps up his presentation with his forecast on AI/EDA integration (Fig. 2).
Comments
Comments