Latest from Embedded

Dreamstime_Prostockstudio_371930154
dreamstime_ai__prostockstudio_371930154
100269668 © Ronstik | Dreamstime.com
promo_100269668__ronstik__dreamstime
ID 66792575 © Anton Matveev | Dreamstime.com
helicoptercontrolpanel_dreamstime_l_66792575
Dreamstime_Iuliia-Chernyshenko_156096018
dreamstime_iuliiachernyshenko_156096018
ID 9517116 © Plmrue | Dreamstime.com
vu_meter_dreamstime_l_9517116
Future of Memory and Storage
promo__fms_2025__fmsnew
ID 107744852 © Ekkasit919 | Dreamstime.com
adas_dreamstime_l_107744852
Dreamstime_Narong-Rotjanaporn_97303675
Board Dreamstime Narong Rotjanaporn 97303675 651d7e8c6a825

Timing Decisions 102: Optimize Your Clock Tree (Download)

Oct. 4, 2023

Read this article online.

In our last article, we provided an overview of the design considerations when developing a reliable timing system. Notably, this revolved around the crucial decision made between selecting crystal oscillators and clock generators. Now we’ll dig into this discussion deeper, exploring clock trees, jitter budgets, and how to select a clock generator for a given design.

Modern applications are built around high-bandwidth, multicore processors, and field-programmable gate arrays (FPGAs), which often have stringent timing requirements and jitter budgets. Given the frequency diversity of these applications, the choice between an oscillator and an integrated clock becomes much more straightforward.